

#### **Application Challenges for Exascale**

Dr. Marie-Christine Sawley Intel Exascale Lab Director, Paris IPAG-EU

### Legal Disclaimer & Optimization Notice

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the

Of formance of that product when combined with other produc

#### **Optimization Notice**


Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804



- General trends in HPC hw and sw architecture
- Impact on application and scientific workloads development
- Several approaches to co design on HPC applications

# Learning from the last 20 years




Courtesy: Prof. T. Schulthess, ETH Zurich

31/10/2014

**ECMWF Workshop- Reading** 

4

# Technology Waterfalls from the Top



#### % of sockets sold

Source: Top500.org and Intel Estimate of Top500 sockets as % of sum of analysts reports of HPC and branded Workstations sockets. Performance waterfall timelines based on TOP500.org statistics (#1-#500) and Intel estimate (#500 to projected Intel Knights Landing) Other brands and names are the property of their respective owners.




\*plus.....similar waterfalls for other capabilities in areas like fabrics, storage, software, ...

31/10/2014

#### Predictable Silicon Track Record Executing to Moore's Law

Enabling new devices with higher functionality and complexity while controlling power, cost, and size





# Parallelism is the Path Forward

			i i	nside KEON				cintel inside xcon pr	Code
	Intel <sup>®</sup> Xeon <sup>®</sup> processor <b>64-bit</b>	Intel <sup>®</sup> Xeon <sup>®</sup> processor 5100 series	Intel <sup>®</sup> Xeon <sup>®</sup> processor 5500 series	Intel <sup>*</sup> Xeon <sup>*</sup> processor 5600 series	Intel <sup>®</sup> Xeon <sup>®</sup> processor E7 Series	Intel <sup>®</sup> Xeon <sup>®</sup> processor E7 v2 series	Intel <sup>®</sup> Xeon <sup>®</sup> processor Future	Intel <sup>®</sup> Xeon Phi™ coprocessor Knights Corner	Intel <sup>®</sup> Xeon Phi™ processor & coprocessor Knights Landing
Core(s)	1	2	4	6	10	15	?	61	?
Threads/ Socket	2	2	8	12	20	30	?	244	?
Vector Width	128	128	128	128	256	256	512	512	512

#### **Unveiling Details of Knights Landing**

(Next Generation Intel® Xeon Phi<sup>™</sup> Products)



A 3+ TFLOPS<sup>1</sup> In One Package Parallel Performance & Density

#### **Platform Memory:** DDR4 Bandwidth and Capacity Comparable to Intel<sup>®</sup> Xeon<sup>®</sup> Processors

Intel<sup>®</sup> Silvermont Arch. Enhanced for HPC

**Integrated Fabric** 

**Processor Package** 

#### **Compute:** Energy-efficient IA cores<sup>2</sup>

- Microarchitecture enhanced for HPC<sup>3</sup>
- **3X** Single Thread Performance vs Knights Corner<sup>4</sup>
- Intel Xeon Processor Binary Compatible<sup>5</sup>


#### **On-Package Memory:**

- up to **16GB** at launch
- **1/3X** the Space<sup>6</sup>
- **5X** Bandwidth vs DDR4<sup>7</sup>
- **5X** Power Efficiency<sup>6</sup>
- Jointly Developed with Micron Technology

All products, computer systems, dates and figures specified are preliminary based on current expectations, and are subject to change without notice. <sup>1</sup>Over 3 Teraflops of peak theoretical double-precision performance is preliminary and based on current expectations of cores, clock frequency and floating point operations per cycle. FLOPS = cores x clock frequency x floating-point operations per second per cycle. . <sup>2</sup>Modified version of Intel<sup>®</sup> Silvermont microarchitecture currently found in Intel<sup>®</sup> Atom<sup>™</sup> processors. <sup>3</sup>Modifications include AVX512 and 4 threads/core support. <sup>4</sup>Projected peak theoretical single-thread performance relative to 1<sup>st</sup> Generation Intel<sup>®</sup> Xeon Phi<sup>™</sup> Coprocessor 7120P (formerly codenamed Knights Corner). <sup>5</sup> Binary Compatible with Intel Xeon processors using Haswell Instruction Set (except TSX). <sup>6</sup>Projected results based on internal Intel analysis of STREAM benchmark using a Knights Landing processor with 16GB of ultra high-bandwidth versus DDR4 memory only with all channels populated.



#### Efficient Performance Server Platforms Roadmap



**CECAM Workshop- Daresbury lab** 

9

### More to come

- Intel has announced plans for the first Xeon with coherent FPGA providing new capabilities to selected data center workloads
- Storm Lake, the next generation fabric, more integration



### Fundamentals: Performance Trends


**Relative scaling** 

After ~2004 only the number of transistors continues to increase exponentially

We have hit limits in


- Power
- Instruction level parallelism
- Clock speed

Single core scalar performance is now only growing slowly




31/10/2014

### Technology scaling outlook




# Some promising technology



### What are the chances?




A Code (probably in FORTRAN) written for this CPU will perform well on these?





### Not Good, It Turns Out



SS: Single threaded and Scalar VS: Vectorized and Single threaded

Intel® and Xeon® are trademarks of Intel Corporation

31/10/2014


**ECMWF Workshop- Reading** 

15

### What are the chan&ges?



A Code (probably in FORTRAN) written for this CPU will perform well on these?





# Parallel computing is hard


- We tend to think sequentially
- Very few of us were properly taught how to efficiently write parallel programs
- Using efficiently one core is hard
  - Yearly improvement
    - computing core: 50%
    - Memory BW: 20%
    - Memory latency 5%
  - Using efficiently many cores in parallel
    - Risk of BW contention and limitations

# Application and software stack challenges

- 1000x more concurrency is a a game changer
- Manycore requires exploiting shared memory between threads
- Manage data locality
  - Today, explicit across nodes
  - Highly dynamic execution call for management strategies
- Opportunity to benefit from specialized circuits

Vectorization, shared memory parallelism and coding for efficient data locality

# Arch Robison, Ralph Johnson's "Three Layer Cake"




- Driven by hardware architecture and expressivity
  - Higher layers can emulate lower ones, but not the reverse

#### • In HPC we have

- Message Passing : MPI, (PGAS?)
- Task/Thread : OpenMP\*, pthreads, (Intel® Threading Building Blocks?)
- SIMD/Vector: Fortran, Intel® Cilk<sup>™</sup> Plus, OpenMP\* 4.0 SIMD directives, OpenCL

#### Data movement and applications

- Data transfers will dominate energy budget
- What are "local" algorithms?
  - High compute intensity: Need little data to perform ops
  - Reuse data from the caches as much as possible
- Traditional techniques
  - Avoid "streaming" data, avoid multi-pass processing
  - Stencils: cache blocking
  - Trees: locality-based sorting (Z-curve, Hilbert curve)
  - Divide-and-conquer algorithms (recursive problem decomposition)






Other brands and names are the property of their respective owners.

### Intel Exascale Labs — Europe

Strong Commitment To Advance Computing Leading Edge: Intel collaborating with HPC community & European researchers 4 labs in Europe - Exascale computing is the central topic



## **Tool development at ECR**

#### Introduction: Performance evaluation 🗲

- · Characterize the performance of an application
  - · Complex multicore CPUs and memory systems
  - · How well does it behaves on a given machine
- · Generally a multifaceted problem
  - What are the issues (numerous but finite) ?
  - Which one(s) dominates ?
  - Maximizing the number of views
  - => Need for specialized tools
- · Several tools available
  - Which one to use ?
  - => Need for a methodology







- Open source (LGPL 3.0)
  - Currently binary release
  - Source release soon
- Available for:
  - x86-64
  - Xeon Phi

# 3 main challenges on the road to higher scalability

(ref. ENES workshop)

- Data assimilation
  - Exploiting high resolution observational data, data integration, data analytics, data staging to improve model predictions; ability to do both model-observation and model-model intercomparison with high-resolution simulation and observation data sets.

#### • I/O challenge

• Probably an area in which this community can drive and lead the way, parallel I/O may be one possible topic of collaboration

#### Solvers

• Need to reduce the time spent in MPI communication overheads by exploiting hybrid parallelism. Re-think solvers to trade FLOPS for communication (either across the network or levels of the memory hierarchy) or to trade global communication operations for those spanning a local neighborhood.


### View from an Earth scientist at Intel


- Increasingly deep hierarchies for data movement: NUMA/cache levels; local vs. wide neighborhoods on the interconnect; even eventually in the I/O subsystem. Must be aware of the costs of accessing data, and must consider making good reuse of data (blocking/tiling techniques).
- Careful partitioning of data to reduce communication volume
- Structure code to maximize exposure of parallelism across many levels (vector, threads, MPI ranks). Vectorization will be increasingly important as scalar performance will most likely continue to diminish.
- Load balancing of increasingly critical importance, especially for coupled climate models than to other codes, because they incorporate very disparate physics/chemistry operating across different temporal and spatial scales, which are computed by different components.
- Likely need to consider higher-order discretization methods as a means to get more favorable computation to data access ratios (compared to using lower-order methods with higher-resolution grids).

Richard Mills joined Intel's Software and Services Group as an HPC Earth System Models Architect in January 2014. Prior to that, he spent a decade as a research scientist at Oak Ridge National Laboratory, where most recently he was a Computational Earth Scientist in the Oak Ridge Climate Change Science Institute

#### NONHYDROSTATIC ICOSAHEDRAL MODEL (NIM)

- U.S. National Oceanic and Atmospheric Administration's (NOAA) nonhydrostatic global cloud-resolving finite-volume icosahedral model
- Dynamics-only run on Stampede system at TACC, G9 resolution (~14 km), 96 vertical levels
- Acknowledgments: Jim Rosinski et al., NOAA






Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. Source: Intel or third party measured results as of September 2013. Configuration Details: Please reference slide speaker notes.


For more information go to http://www.intel.com/performance Any difference in system hardware or software design or configuration may affect actual performance. Copyright © 2013, Intel Corporation.\* Other names and brands may be claimed as the property of others.

#### WEATHER RESEARCH AND FORECASTING (WRF)



Speedup (Higher is Better)

- 2S Intel<sup>®</sup> Xeon<sup>®</sup> E5-2697v2 with four-node cluster configuration
- 2S Intel<sup>®</sup> Xeon<sup>®</sup> E5-2697v2 + Intel<sup>®</sup> Xeon Phi<sup>™</sup> Coprocessor (7120A) in four-node cluster configuration



#### Application: WRF

#### Code Optimization:

- Approximately two dozen files with less than 2,000 lines of code were modified (out of approximately 700,000 lines of code in about 800 files, all Fortran standard compliant)
- Most modifications improved performance for both the host and the co-processors
- Performance Measurements: V3.5 and U.S. National Center for Atmospheric Research (NCAR) supported CONUS2.5KM <u>benchmark</u> (a high resolution weather forecast)
- Acknowledgments: There were many contributors to these results, including the National Renewable Energy Laboratory and The Weather Channel Companies

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. Source: Intel or third party measured results as of September 2013. Configuration Details: Please reference slide speaker notes.

For more information go to http://www.intel.com/performance Any difference in system hardware or software design or configuration may affect actual performance. Copyright © 2013, Intel Corporation. \* Other names and brands may be claimed as the property of others.

#### Acknowledgements

- Jim Cownie, Intel
- Richard Mills, Intel

### Questions?

Marie-christine.sawley@intel.com

